MAX1197ECM+TD【PDF 11/22 页】IC ADC 8BIT 60MSPS DL 48-TQFP

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录2008

7页 8页 9页 10页 [11页]12页 13页 14页 15页

inductance. Bypass VDD, REFP, REFN, and COM with

two parallel 0.1F ceramic capacitors and a 2.2F

bipolar capacitor to GND. Follow the same rules to

bypass the digital supply (OVDD) to OGND. Multilayer

boards with separated ground and power planes pro-

duce the highest level of signal integrity. Consider the

use of a split ground plane arranged to match the

physical location of the analog ground (GND) and the

digital output driver ground (OGND) on the ADC’s

package. The two ground planes should be joined at a

single point so the noisy digital ground currents do not

interfere with the analog ground plane. The ideal loca-

tion for this connection can be determined experimen-

tally at a point along the gap between the two ground

planes, which produces optimum results. Make this

connection with a low-value, surface-mount resistor (1

to 5

), a ferrite bead, or a direct short.

Alternatively, all ground pins could share the same

ground plane, if the ground plane is sufficiently isolated

from any noisy, digital systems ground plane (e.g.,

downstream output buffer or DSP ground plane). Route

high-speed digital signal traces away from the sensitive

analog traces of either channel. Make sure to isolate

the analog input lines to each respective converter to

minimize channel-to-channel crosstalk. Keep all signal

lines short and free of 90

° turns.

Static Parameter Definitions

Integral Nonlinearity

Integral nonlinearity (INL) is the deviation of the values

on an actual transfer function from a straight line. This

straight line can be either a best-straight-line fit or a line

drawn between the endpoints of the transfer function,

once offset and gain errors have been nullified. The

static linearity parameters for the MAX1197 are mea-

sured using the best-straight-line-fit method.

Differential Nonlinearity

Differential nonlinearity (DNL) is the difference between

an actual step width and the ideal value of 1LSB. A

DNL error specification of less than 1LSB guarantees

no missing codes and a monotonic transfer function.

Dynamic Parameter Definitions

Aperture Jitter

Figure 11 depicts the aperture jitter (tAJ), which is the

sample-to-sample variation in the aperture delay.

Aperture Delay

Aperture delay (tAD) is the time defined between the

rising edge of the sampling clock and the instant when

an actual sample is taken (Figure 11).

MAX1197

Dual, 8-Bit, 60Msps, 3V, Low-Power ADC with

Internal Reference and Parallel Outputs

______________________________________________________________________________________

÷8

DOWNCONVERTER

MAX2451

INA+

MAX1197

INA-

INB+

INB-

DSP

POST-

PROCESSING

Figure 10. Typical QAM Application Using the MAX1197

HOLD

ANALOG

INPUT

SAMPLED

DATA (T/H)

T/H

tAD

tAJ

TRACK

CLK

Figure 11. T/H Aperture Timing

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式